Latest News
Source Name: Synopsys

Team from National Institute of Technology Agartala Wins Synopsys India’s Analog Design Contest 2014

Synopsys Custom Design Tools Enable Students to Quickly Gain Skills in Designing and Simulating Analog Circuits

Nov 25, 2014   11:40 IST 
Bangalore, Karnataka, India

Synopsys, Inc. (Nasdaq: SNPS), a global leader providing software, IP and services used to accelerate innovation in chips and electronic systems, today announced that Susmita Majumder and Debanjali Nath of the National Institute of Technology (NIT) Agartala won first place in the Synopsys Analog Design Contest 2014. To participate in the contest, students had to design a complete schematic, run simulations, and create a DRC/LVS clean layout of a low-dropout (LDO) voltage regulator using an interoperable process design kit (iPDK) and Synopsys’ analog/mixed-signal tools, including the Galaxy Custom Designer® solution, HSPICE™ circuit simular, Custom WaveView™ tool, IC Validator, and StarRC™ extraction product. Contest committee members from Synopsys India, CDAC Noida and the University of Hyderabad selected the winners based on their design’s functionality, efficiency and area, and on the teams’ productivity. 


“Participating in this contest offered us a learning opportunity that we would probably never have had otherwise,” said Susmita Majumder, participant from NIT Agartala and winner of the contest. “My team had never used the Custom Designer flow before, but with the training, support and constant interaction that Synopsys provided, we were able to learn how to use the tool and execute the entire LDO design from concept to GDSII in less than three months.”


“There are more than 100 multinational semiconductor companies with design centers located in India, many of which specialize in analog design,” said Arti Noor, director of CDAC Noida. “By partnering with Synopsys on this contest, we’re helping to increase students’ interest in VLSI design, ensuring that India has a well-trained engineering workforce ready to take on advanced IC design.”


“The real-world design experience that students gain in contests such as Synopsys’ Analog Design Contest greatly enhances the education they receive through lectures, labs and research projects offered by their universities,” said Professor Govindacharyulu of Vasavi College of Engineering, Hyderabad and University of Hyderabad. “We are pleased to be working with a leading EDA provider to encourage students’ interest in VLSI design. We are preparing them for a career in the semiconductor industry.”


“Designing and delivering leading-edge ICs requires a robust ecosystem of tools, IP, process technologies, and skilled engineers,” said Uno Nellore, manager of technical support and training at Synopsys India. “By making our broad range of solutions accessible to universities and supporting hands-on programs like the Synopsys Analog Contest, we are helping create a pool of well-trained engineers with skills that semiconductor companies need.”


Synopsys India launched the Analog Design Contest in April 2014, with more than 90 students from more than 50 universities participating. Over the course of three months, each team was required to complete a schematic and DRC/LVS clean layout of an LDO voltage regulator. The design had to meet prescribed specifications and be an original work. Students were provided with access to Synopsys analog/mixed-signal tools, an iPDK and training on LDO design and the use of the tools. Contest committee members from CDAC Noida, the University of Hyderabad and Synopsys judged the designs based on criteria that include: functionality demonstrated through HSPICE simulations; measure of efficiency, drop-out voltage, quiescent current, load regulation, line regulation and Power Supply Rejection Ratio (PSRR); optimal area of layout that is DRC/LVS clean; and effective use of design productivity features available with the tool flow.


Synopsys India’s Analog Design Contest is one of many projects supported by the Synopsys Worldwide University Program. This program provides industry-leading EDA tools and resources for teaching and academic research to numerous universities around the globe. Using Synopsys products in a learning environment provides students with hands-on experience and enables graduates to begin accelerating innovation right away in the fast- paced world of semiconductor technology. Benefits of membership in the Synopsys University Program include access to technical support, training, curriculum and more.


For more information visit


About Synopsys:
Synopsys, Inc. (Nasdaq:SNPS) accelerates innovation in the global electronics market. As a leader in electronic design automation (EDA) and semiconductor IP, Synopsys delivers software, IP and services to help engineers address their design, verification, system and manufacturing challenges. Since 1986, engineers around the world have been using Synopsys technology to design and create billions of chips and systems.


Learn more at


For further information please contact:

Saswati Saikia
Mutual P.R. 


Vandana Rathore

Mutual P.R. 

For press background on Synopsys

click here